Sökresultat
Filtrera
Filtyp
Din sökning på "*" gav 564791 sökträffar
No title
The Swedish Joint Facilities create a common resource system for externalities of the individual property, such as common roads, bridges, residential services (waste disposal, car park, community places), irrigation and drainage schemes, and hunting ground. In a historical perspective, such facilities belonged to the village community, and remained as externalities when the society forced an inter
No title
No title
No title
No title
No title
Popular Abstract in Swedish Den här avhandlingen handlar om kryptering, strömchiffer, metoder för att analysera (knäcka) och konstruera bättre chiffer. Det finns flera olika metoder för att hemliggöra meddelanden. Det klassiska sättet är att två personer som vill kommunicera delar en hemlig nyckel som används för att både kryptera och dekryptera meddelanden. Denna metod kallas symmetrisk krypteriStream ciphers are cryptographic primitives used to ensure privacy in digital communication. In this thesis we focus on stream ciphers built using Linear Feedback Shift Registers (LFSRs). Several different stream ciphers are analysed and new attacks are presented. In addition, two new stream ciphers are presented, both based on the same design. The first attack is performed on SOBER-t16 and SOBER
No title
The red admiral (Vanessa atalanta) is a migratory butterfly that can be found in North America, North Africa, Europe and some parts of Asia. In Europe the main part of the population spend winter in the Mediterranean region and the following spring leave this area to breed further to the north. At least one new generation is then produced in the summer region before they return to the south again
No title
No title
No title
No title
No title
The authors present a tool for transistor sizing for the purpose of speed optimization. The tool, called SLOP (switch-level optimization), is based on a switch-level simulation program for CMOS circuits. Consequently, the results are always verified by simulation. It gives the delay-area curve and the final sizes of each transistor according to the maximum width limitation specified by the user. E
No title
Abstract is not available
No title
No title
No title
No title
No title
This paper presents design and implementation of a coarse-grained reconfigurable architecture, targeting digital signal processing applications. The proposed architecture is constructed from a mesh of resource cells, containing the separated processing and memory elements that communicate via a hybrid interconnect network. Parameterizable design of resource cells enables flexible static mapping of